c-my/8bit_model
1
0 Fork 0
Code Issues Pull Requests Actions Packages Projects Releases Wiki Activity
Files
master
8bit_model/simulation/qsim/8bit_model.sft
T
c-my c896dd1b82 initial commit
2018-07-11 00:51:22 +08:00

2 lines
39 B
Plaintext
Raw Permalink Blame History

set tool_name "ModelSim-Altera (VHDL)"
Reference in new issue View Git Blame Copy Permalink