8 lines
138 B
VHDL
8 lines
138 B
VHDL
ram0_inst : ram0 PORT MAP (
|
|
address => address_sig,
|
|
clock => clock_sig,
|
|
data => data_sig,
|
|
wren => wren_sig,
|
|
q => q_sig
|
|
);
|